12.3 Memory Solutions for Flexible Thin-Film Logic: up to 8kb, >105.9kb/s LPROM and SRAM with Integrated Timing Generation Meeting the ISO NFC Standard

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Florian De Roose, Jan Genoe, Auke J. Kronemeijer, Kris Myny, Wim Dehaene

Journal title: 2019 IEEE International Solid- State Circuits Conference - (ISSCC)

Journal publisher: IEEE

Published year: 2019

Published pages: 206-208

DOI identifier: 10.1109/isscc.2019.8662503

ISBN: 978-1-5386-8531-0