Tunneling-based CMOS Floating Gate Synapse for Low Power Spike Timing Dependent Plasticity

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Michele Mastella, Fabio Toso, Giuseppe Sciortino, Enrico Prati, Giorgio Ferrari

Journal title: 2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)

Journal publisher: IEEE

Published year: 2020

Published pages: 213-217

DOI identifier: 10.1109/aicas48895.2020.9073965

ISBN: 978-1-7281-4922-6