An unprotected RISC-V Soft-core processor on an SRAM FPGA: Is it as bad as it sounds?

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Bruno Endres Forlin, Wouter van Huffelen, Carlo Cazzaniga, Paolo Rech, Nikolaos Alachiotis, Marco Ottavi

Journal title: 2023 IEEE European Test Symposium (ETS)

Journal publisher: IEEE

Published year: 2023

DOI identifier: 10.1109/ETS56758.2023.10174076